{"id":"https://openalex.org/A5046401331","orcid":null,"observed_orcids":[],"display_name":"K. Suzuki","raw_author_names":["K. Suzuki"],"full_name":"Katsuharu Suzuki","works_count":8,"cited_by_count":33,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":4,"i10_index":1},"ids":{"openalex":"https://openalex.org/A5046401331","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I185103710","ror":"https://ror.org/03s65by71","display_name":"University of California, Santa Cruz","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]},"years":[2004,2003,2002,2000]}],"last_known_institutions":[{"id":"https://openalex.org/I185103710","ror":"https://ror.org/03s65by71","display_name":"University of California, Santa Cruz","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":4,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":4,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","count":4,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","count":2,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","count":2,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","value":4.71e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","value":2.08e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":2.01e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":1.36e-05,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":1.28e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8823837041854858},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.6896873712539673},{"id":"118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","score":0.5836184620857239},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.5676461458206177},{"id":"76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","score":0.10890865325927734}],"counts_by_year":[{"year":1997,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2000,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2001,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2002,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2003,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2004,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2013,"works_count":0,"oa_works_count":0,"cited_by_count":3},{"year":2016,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2018,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2023,"works_count":0,"oa_works_count":0,"cited_by_count":1}],"display_name_alternatives":["K. Suzuki"],"block_key":"k suzuki","works_api_url":"https://api.openalex.org/works?filter=author.id:A5046401331","awards_count":0,"awards_api_url":"https://api.openalex.org/awards?filter=investigators.author.id:A5046401331","updated_date":"2026-11-14T11:48:19","created_date":"2016-06-24T00:00:00"}