{"id":"https://openalex.org/A5043757669","orcid":null,"observed_orcids":[],"display_name":"Giuseppe Maruccia","raw_author_names":["G. MARUCCIA","G. Maruccia","Giuseppe Maruccia","MARUCCIA G","Maruccia G"],"full_name":"Giuseppe Maruccia","works_count":24,"cited_by_count":488,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":10,"i10_index":10},"ids":{"openalex":"https://openalex.org/A5043757669","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I4210104693","ror":"https://ror.org/01c74sd89","display_name":"STMicroelectronics (France)","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},"years":[2009,2008]},{"institution":{"id":"https://openalex.org/I9360294","ror":"https://ror.org/01111rn36","display_name":"University of Bologna","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]},"years":[2008]}],"last_known_institutions":null,"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","count":22,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":20,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":17,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":3,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","count":2,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":0.0001497,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":8.55e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":6.44e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13436","display_name":"Space Technology and Applications","value":2.44e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","value":2.09e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8801553249359131},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.7440443634986877},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.6725000143051147},{"id":"118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","score":0.5897643566131592},{"id":"111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","score":0.3006569445133209}],"counts_by_year":[{"year":2003,"works_count":3,"oa_works_count":0,"cited_by_count":0},{"year":2004,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2005,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2007,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2008,"works_count":3,"oa_works_count":0,"cited_by_count":0},{"year":2009,"works_count":4,"oa_works_count":0,"cited_by_count":0},{"year":2011,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2012,"works_count":0,"oa_works_count":0,"cited_by_count":43},{"year":2013,"works_count":0,"oa_works_count":0,"cited_by_count":40},{"year":2014,"works_count":0,"oa_works_count":0,"cited_by_count":22},{"year":2015,"works_count":0,"oa_works_count":0,"cited_by_count":14},{"year":2016,"works_count":0,"oa_works_count":0,"cited_by_count":12},{"year":2017,"works_count":0,"oa_works_count":0,"cited_by_count":16},{"year":2018,"works_count":1,"oa_works_count":0,"cited_by_count":11},{"year":2019,"works_count":0,"oa_works_count":0,"cited_by_count":5},{"year":2020,"works_count":6,"oa_works_count":0,"cited_by_count":3},{"year":2021,"works_count":0,"oa_works_count":0,"cited_by_count":5},{"year":2022,"works_count":0,"oa_works_count":0,"cited_by_count":6},{"year":2023,"works_count":0,"oa_works_count":0,"cited_by_count":3},{"year":2024,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2025,"works_count":0,"oa_works_count":0,"cited_by_count":5},{"year":2026,"works_count":0,"oa_works_count":0,"cited_by_count":1}],"display_name_alternatives":["G. MARUCCIA","G. Maruccia","Giuseppe Maruccia","MARUCCIA G","Maruccia G"],"block_key":"g maruccia","works_api_url":"https://api.openalex.org/works?filter=author.id:A5043757669","awards_count":0,"updated_date":"2026-11-07T12:08:38","created_date":"2016-06-24T00:00:00"}