{"id":"https://openalex.org/A5043695144","orcid":null,"observed_orcids":[],"display_name":"Jiseong Mun","raw_author_names":["Jiseong Mun"],"full_name":"Jiseong Mun","works_count":2,"cited_by_count":52,"summary_stats":{"2yr_mean_citedness":10.0,"h_index":2,"i10_index":2},"ids":{"openalex":"https://openalex.org/A5043695144","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I4405272917","ror":"https://ror.org/04z2p0w98","display_name":"SK Hynix (South Korea)","country_code":"KR","type":"company","lineage":["https://openalex.org/I4405272917"]},"years":[2025,2022]}],"last_known_institutions":[{"id":"https://openalex.org/I4405272917","ror":"https://ror.org/04z2p0w98","display_name":"SK Hynix (South Korea)","country_code":"KR","type":"company","lineage":["https://openalex.org/I4405272917"]}],"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","count":2,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","count":2,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","value":1.48e-05,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","value":1.09e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","value":4.1e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":3.5e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","score":0.8279801607131958},{"id":"2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","score":0.6375960111618042},{"id":"173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","score":0.3441219925880432},{"id":"131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","score":0.2422599196434021},{"id":"11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","score":0.14641600847244263}],"counts_by_year":[{"year":2022,"works_count":1,"oa_works_count":0,"cited_by_count":4},{"year":2023,"works_count":0,"oa_works_count":0,"cited_by_count":13},{"year":2024,"works_count":0,"oa_works_count":0,"cited_by_count":6},{"year":2025,"works_count":1,"oa_works_count":0,"cited_by_count":19},{"year":2026,"works_count":0,"oa_works_count":0,"cited_by_count":10}],"display_name_alternatives":["Jiseong Mun"],"block_key":"j mun","works_api_url":"https://api.openalex.org/works?filter=author.id:A5043695144","awards_count":0,"awards_api_url":"https://api.openalex.org/awards?filter=investigators.author.id:A5043695144","updated_date":"2026-11-11T13:02:13","created_date":"2022-04-03T00:00:00"}