{"id":"https://openalex.org/A5039665161","orcid":"https://orcid.org/0009-0004-1666-7878","observed_orcids":["https://orcid.org/0009-0004-1666-7878"],"display_name":"Chunseok Jeong","raw_author_names":["C.-Y. Jeong","Chun-Seok Jeong","Chunseok Jeong"],"full_name":"Chunseok Jeong","works_count":22,"cited_by_count":1010,"summary_stats":{"2yr_mean_citedness":43.666666666666664,"h_index":14,"i10_index":15},"ids":{"openalex":"https://openalex.org/A5039665161","orcid":"https://orcid.org/0009-0004-1666-7878","observed_orcids":["https://orcid.org/0009-0004-1666-7878"]},"affiliations":[{"institution":{"id":"https://openalex.org/I10654025","ror":"https://ror.org/00qajw440","display_name":"SK Group (United States)","country_code":"US","type":"company","lineage":["https://openalex.org/I10654025","https://openalex.org/I134353371"]},"years":[2022]},{"institution":{"id":"https://openalex.org/I4405272917","ror":"https://ror.org/04z2p0w98","display_name":"SK Hynix (South Korea)","country_code":"KR","type":"company","lineage":["https://openalex.org/I4405272917"]},"years":[2024,2023,2022,2020,2019,2018,2016,2012]},{"institution":{"id":"https://openalex.org/I4575257","ror":"https://ror.org/046865y68","display_name":"Hanyang University","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]},"years":[2006,2004]}],"last_known_institutions":[{"id":"https://openalex.org/I4405272917","ror":"https://ror.org/04z2p0w98","display_name":"SK Hynix (South Korea)","country_code":"KR","type":"company","lineage":["https://openalex.org/I4405272917"]}],"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":13,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":10,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","count":8,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","count":6,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","count":6,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","value":5.89e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","value":5.03e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":4.57e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","value":3.67e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","value":3.13e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","score":0.9578053951263428},{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8246585130691528},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.6287567615509033},{"id":"9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","score":0.49575838446617126},{"id":"127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","score":0.4084292948246002}],"counts_by_year":[{"year":2003,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2004,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2006,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2007,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2009,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2012,"works_count":1,"oa_works_count":0,"cited_by_count":15},{"year":2013,"works_count":0,"oa_works_count":0,"cited_by_count":7},{"year":2014,"works_count":0,"oa_works_count":0,"cited_by_count":7},{"year":2015,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2016,"works_count":2,"oa_works_count":0,"cited_by_count":6},{"year":2017,"works_count":0,"oa_works_count":0,"cited_by_count":10},{"year":2018,"works_count":1,"oa_works_count":0,"cited_by_count":10},{"year":2019,"works_count":1,"oa_works_count":0,"cited_by_count":24},{"year":2020,"works_count":2,"oa_works_count":0,"cited_by_count":29},{"year":2021,"works_count":0,"oa_works_count":0,"cited_by_count":45},{"year":2022,"works_count":4,"oa_works_count":0,"cited_by_count":65},{"year":2023,"works_count":1,"oa_works_count":0,"cited_by_count":77},{"year":2024,"works_count":3,"oa_works_count":2,"cited_by_count":166},{"year":2025,"works_count":0,"oa_works_count":0,"cited_by_count":271},{"year":2026,"works_count":0,"oa_works_count":0,"cited_by_count":221}],"display_name_alternatives":["C.-Y. Jeong","Chun-Seok Jeong","Chunseok Jeong"],"block_key":"c jeong","works_api_url":"https://api.openalex.org/works?filter=author.id:A5039665161","awards_count":0,"awards_api_url":"https://api.openalex.org/awards?filter=investigators.author.id:A5039665161","updated_date":"2026-11-10T14:30:39","created_date":"2016-06-24T00:00:00"}