{"id":"https://openalex.org/A5037501731","orcid":"https://orcid.org/0000-0002-4173-652X","observed_orcids":["https://orcid.org/0000-0002-4173-652X"],"display_name":"Nandit Kaushik","raw_author_names":["Nandit Kaushik"],"full_name":"Nandit Kaushik","works_count":9,"cited_by_count":92,"summary_stats":{"2yr_mean_citedness":4.5,"h_index":6,"i10_index":3},"ids":{"openalex":"https://openalex.org/A5037501731","orcid":"https://orcid.org/0000-0002-4173-652X","observed_orcids":["https://orcid.org/0000-0002-4173-652X"]},"affiliations":[{"institution":{"id":"https://openalex.org/I3132447494","ror":"https://ror.org/00147fj93","display_name":"Rashtriya Raksha University","country_code":"IN","type":"education","lineage":["https://openalex.org/I3132447494"]},"years":[2026]},{"institution":{"id":"https://openalex.org/I9579091","ror":"https://ror.org/05r9r2f34","display_name":"Indian Institute of Technology Mandi","country_code":"IN","type":"education","lineage":["https://openalex.org/I9579091"]},"years":[2024,2023,2022]}],"last_known_institutions":[{"id":"https://openalex.org/I3132447494","ror":"https://ror.org/00147fj93","display_name":"Rashtriya Raksha University","country_code":"IN","type":"education","lineage":["https://openalex.org/I3132447494"]}],"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":9,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","count":8,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":4,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12029","display_name":"DNA and Biological Computing","count":4,"subfield":{"id":"https://openalex.org/subfields/2614","display_name":"Theoretical Computer Science"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","count":2,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T12029","display_name":"DNA and Biological Computing","value":8.96e-05,"subfield":{"id":"https://openalex.org/subfields/2614","display_name":"Theoretical Computer Science"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","value":4.9e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":3.17e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":2.01e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","value":4.8e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","score":0.9601149559020996},{"id":"173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","score":0.7667203545570374},{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.7318999767303467},{"id":"24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","score":0.47130119800567627},{"id":"127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","score":0.17194700241088867}],"counts_by_year":[{"year":2022,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2023,"works_count":3,"oa_works_count":0,"cited_by_count":10},{"year":2024,"works_count":3,"oa_works_count":0,"cited_by_count":13},{"year":2025,"works_count":0,"oa_works_count":0,"cited_by_count":36},{"year":2026,"works_count":1,"oa_works_count":0,"cited_by_count":33}],"display_name_alternatives":["Nandit Kaushik"],"block_key":"n kaushik","works_api_url":"https://api.openalex.org/works?filter=author.id:A5037501731","awards_count":0,"updated_date":"2026-11-07T12:08:38","created_date":"2023-01-04T00:00:00"}