{"id":"https://openalex.org/A5037278231","orcid":"https://orcid.org/0000-0001-7359-3888","observed_orcids":["https://orcid.org/0000-0001-7359-3888"],"display_name":"Jude Haris","raw_author_names":["Haris, Jude","Haris, Jude Christudas","Jude Haris"],"full_name":"Haris, Jude","works_count":23,"cited_by_count":86,"summary_stats":{"2yr_mean_citedness":2.4444444444444446,"h_index":4,"i10_index":3},"ids":{"openalex":"https://openalex.org/A5037278231","orcid":"https://orcid.org/0000-0001-7359-3888","observed_orcids":["https://orcid.org/0000-0001-7359-3888"]},"affiliations":[{"institution":{"id":"https://openalex.org/I7882870","ror":"https://ror.org/00vtgdb53","display_name":"University of Glasgow","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]},"years":[2026,2025,2024,2023,2022,2021]}],"last_known_institutions":[{"id":"https://openalex.org/I7882870","ror":"https://ror.org/00vtgdb53","display_name":"University of Glasgow","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":19,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","count":14,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","count":13,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":6,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":6,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","value":8.19e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":6.12e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":3.02e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","value":2.61e-05,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","value":1.75e-05,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.888056755065918},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.6891000270843506},{"id":"9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","score":0.6845999956130981},{"id":"162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","score":0.6417967081069946},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.5138000249862671}],"counts_by_year":[{"year":2020,"works_count":1,"oa_works_count":1,"cited_by_count":0},{"year":2021,"works_count":1,"oa_works_count":1,"cited_by_count":1},{"year":2022,"works_count":2,"oa_works_count":2,"cited_by_count":4},{"year":2023,"works_count":1,"oa_works_count":1,"cited_by_count":7},{"year":2024,"works_count":5,"oa_works_count":5,"cited_by_count":16},{"year":2025,"works_count":3,"oa_works_count":3,"cited_by_count":28},{"year":2026,"works_count":10,"oa_works_count":10,"cited_by_count":30}],"display_name_alternatives":["Haris, Jude","Haris, Jude Christudas","Jude Haris"],"block_key":"j haris","works_api_url":"https://api.openalex.org/works?filter=author.id:A5037278231","updated_date":"2026-11-07T12:08:38","created_date":"2021-07-19T00:00:00"}