{"id":"https://openalex.org/A5036804199","orcid":"https://orcid.org/0000-0002-2950-7628","observed_orcids":["https://orcid.org/0000-0002-2950-7628"],"display_name":"Renu Siddagangappa","raw_author_names":["Renu Siddagangappa"],"full_name":"Renu Siddagangappa","works_count":4,"cited_by_count":7,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":2,"i10_index":0},"ids":{"openalex":"https://openalex.org/A5036804199","orcid":"https://orcid.org/0000-0002-2950-7628","observed_orcids":["https://orcid.org/0000-0002-2950-7628"]},"affiliations":[{"institution":{"id":"https://openalex.org/I83737708","ror":"https://ror.org/03gtcxd54","display_name":"REVA University","country_code":"IN","type":"education","lineage":["https://openalex.org/I83737708"]},"years":[2025,2024,2023,2022]}],"last_known_institutions":[{"id":"https://openalex.org/I83737708","ror":"https://ror.org/03gtcxd54","display_name":"REVA University","country_code":"IN","type":"education","lineage":["https://openalex.org/I83737708"]}],"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","count":4,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","count":3,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":3,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10847","display_name":"Advanced Optical Network Technologies","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","value":3.13e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":2.72e-05,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":1.51e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","value":8.7e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10847","display_name":"Advanced Optical Network Technologies","value":6.8e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","score":0.8511000275611877},{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.7776489853858948},{"id":"128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","score":0.6127365231513977},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.50734943151474},{"id":"31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","score":0.4058000147342682}],"counts_by_year":[{"year":2022,"works_count":1,"oa_works_count":0,"cited_by_count":1},{"year":2023,"works_count":1,"oa_works_count":1,"cited_by_count":1},{"year":2024,"works_count":1,"oa_works_count":1,"cited_by_count":3},{"year":2025,"works_count":1,"oa_works_count":0,"cited_by_count":2}],"display_name_alternatives":["Renu Siddagangappa"],"block_key":"r siddagangappa","works_api_url":"https://api.openalex.org/works?filter=author.id:A5036804199","awards_count":0,"updated_date":"2026-11-07T12:08:38","created_date":"2022-08-26T00:00:00"}