{"id":"https://openalex.org/A5033744404","orcid":null,"observed_orcids":[],"display_name":"J.D. Hirschberg","raw_author_names":["J. Hirschberg","J.D. Hirschberg","Jeffrey D. Hirschberg"],"full_name":"J.D. Hirschberg","works_count":4,"cited_by_count":122,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":4,"i10_index":4},"ids":{"openalex":"https://openalex.org/A5033744404","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I1343180700","ror":"https://ror.org/01ek73717","display_name":"Intel (United States)","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},"years":[2004]},{"institution":{"id":"https://openalex.org/I185103710","ror":"https://ror.org/03s65by71","display_name":"University of California, Santa Cruz","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]},"years":[2002,1998]}],"last_known_institutions":[{"id":"https://openalex.org/I1343180700","ror":"https://ror.org/01ek73717","display_name":"Intel (United States)","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":4,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":4,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","count":2,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":1.36e-05,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":1.29e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","value":7.1e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":5e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":3.5e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"2780750384","wikidata":"https://www.wikidata.org/wiki/Q2488588","display_name":"Kestrel","score":0.9784930348396301},{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8453669548034668},{"id":"86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","score":0.0},{"id":"151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","score":0.0},{"id":"188382862","wikidata":"https://www.wikidata.org/wiki/Q170430","display_name":"Predation","score":0.0}],"counts_by_year":[{"year":1998,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2002,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2004,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2012,"works_count":0,"oa_works_count":0,"cited_by_count":3},{"year":2013,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2016,"works_count":0,"oa_works_count":0,"cited_by_count":3},{"year":2017,"works_count":0,"oa_works_count":0,"cited_by_count":1}],"display_name_alternatives":["J. Hirschberg","J.D. Hirschberg","Jeffrey D. Hirschberg"],"block_key":"j hirschberg","works_api_url":"https://api.openalex.org/works?filter=author.id:A5033744404","updated_date":"2026-11-04T11:47:51","created_date":"2016-06-24T00:00:00"}