{"id":"https://openalex.org/A5024254741","orcid":"https://orcid.org/0000-0002-8080-0491","observed_orcids":["https://orcid.org/0000-0002-8080-0491"],"display_name":"Vikram Singh","raw_author_names":["VIKRAM SINGH","Vikram Singh"],"full_name":"Avinash Singh","works_count":17,"cited_by_count":82,"summary_stats":{"2yr_mean_citedness":4.5,"h_index":6,"i10_index":2},"ids":{"openalex":"https://openalex.org/A5024254741","orcid":"https://orcid.org/0000-0002-8080-0491","observed_orcids":["https://orcid.org/0000-0002-8080-0491"]},"affiliations":[{"institution":{"id":"https://openalex.org/I15896350","ror":"https://ror.org/02zpxgh81","display_name":"Guru Jambheshwar University of Science and Technology","country_code":"IN","type":"education","lineage":["https://openalex.org/I15896350"]},"years":[2021,2019,2018,2017]},{"institution":{"id":"https://openalex.org/I59179055","ror":"https://ror.org/036x6w630","display_name":"Shri Mata Vaishno Devi University","country_code":"IN","type":"education","lineage":["https://openalex.org/I59179055"]},"years":[2024,2023,2022,2021,2019,2018,2017]}],"last_known_institutions":[{"id":"https://openalex.org/I59179055","ror":"https://ror.org/036x6w630","display_name":"Shri Mata Vaishno Devi University","country_code":"IN","type":"education","lineage":["https://openalex.org/I59179055"]}],"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":13,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","count":12,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","count":12,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","count":5,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","count":4,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","value":6.63e-05,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":4.57e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","value":4.28e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","value":3.36e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","value":2.89e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","score":0.7713212966918945},{"id":"119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","score":0.6460566520690918},{"id":"165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","score":0.5499736666679382},{"id":"24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","score":0.5361921787261963},{"id":"127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","score":0.3449524939060211}],"counts_by_year":[{"year":2017,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2018,"works_count":3,"oa_works_count":1,"cited_by_count":0},{"year":2019,"works_count":1,"oa_works_count":0,"cited_by_count":4},{"year":2020,"works_count":0,"oa_works_count":0,"cited_by_count":8},{"year":2021,"works_count":2,"oa_works_count":0,"cited_by_count":15},{"year":2022,"works_count":1,"oa_works_count":1,"cited_by_count":8},{"year":2023,"works_count":6,"oa_works_count":0,"cited_by_count":4},{"year":2024,"works_count":2,"oa_works_count":1,"cited_by_count":13},{"year":2025,"works_count":0,"oa_works_count":0,"cited_by_count":13},{"year":2026,"works_count":0,"oa_works_count":0,"cited_by_count":17}],"display_name_alternatives":["VIKRAM SINGH","Vikram Singh"],"block_key":"a singh","works_api_url":"https://api.openalex.org/works?filter=author.id:A5024254741","awards_count":0,"awards_api_url":"https://api.openalex.org/awards?filter=investigators.author.id:A5024254741","updated_date":"2026-11-14T11:48:19","created_date":"2017-11-10T00:00:00"}