{"id":"https://openalex.org/A5022360671","orcid":null,"observed_orcids":[],"display_name":"Alexandre Farcy","raw_author_names":["A. Farcy","Alexandre Farcy","FARCY, Alexandre"],"full_name":"Alexandre Farcy","works_count":4,"cited_by_count":93,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":3,"i10_index":2},"ids":{"openalex":"https://openalex.org/A5022360671","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I195731000","ror":"https://ror.org/03mkjjy25","display_name":"Universit\u00e9 de Versailles Saint-Quentin-en-Yvelines","country_code":"FR","type":"education","lineage":["https://openalex.org/I195731000","https://openalex.org/I277688954"]},"years":[2002,1996]},{"institution":{"id":"https://openalex.org/I4210165330","ror":"https://ror.org/05mzd8v39","display_name":"Institut Lavoisier de Versailles","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I195731000","https://openalex.org/I277688954","https://openalex.org/I4210128300","https://openalex.org/I4210165330"]},"years":[1996]}],"last_known_institutions":[{"id":"https://openalex.org/I195731000","ror":"https://ror.org/03mkjjy25","display_name":"Universit\u00e9 de Versailles Saint-Quentin-en-Yvelines","country_code":"FR","type":"education","lineage":["https://openalex.org/I195731000","https://openalex.org/I277688954"]}],"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":4,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":4,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":2,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","count":1,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","count":1,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":1.41e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","value":7.8e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","value":7.1e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":6.4e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","value":2.2e-06,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","score":0.8905785083770752},{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8300511837005615},{"id":"141331961","wikidata":"https://www.wikidata.org/wiki/Q2164465","display_name":"Speculative execution","score":0.643951416015625},{"id":"11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","score":0.4094110429286957},{"id":"154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","score":0.28540000319480896}],"counts_by_year":[{"year":1996,"works_count":1,"oa_works_count":1,"cited_by_count":0},{"year":1998,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2002,"works_count":2,"oa_works_count":1,"cited_by_count":0},{"year":2012,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2013,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2014,"works_count":0,"oa_works_count":0,"cited_by_count":4},{"year":2015,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2017,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2018,"works_count":0,"oa_works_count":0,"cited_by_count":5},{"year":2019,"works_count":0,"oa_works_count":0,"cited_by_count":3},{"year":2020,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2023,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2024,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2025,"works_count":0,"oa_works_count":0,"cited_by_count":1}],"display_name_alternatives":["A. Farcy","Alexandre Farcy","FARCY, Alexandre"],"block_key":"a farcy","works_api_url":"https://api.openalex.org/works?filter=author.id:A5022360671","awards_count":0,"updated_date":"2026-11-07T12:08:38","created_date":"2016-06-24T00:00:00"}
