{"id":"https://openalex.org/A5020249140","orcid":null,"observed_orcids":[],"display_name":"K. Aoyama","raw_author_names":["K. Aoyama"],"full_name":"Koji Aoyama","works_count":9,"cited_by_count":39,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":4,"i10_index":2},"ids":{"openalex":"https://openalex.org/A5020249140","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I4210143797","ror":"https://ror.org/04wzv3n59","display_name":"Sony (Japan)","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210143797"]},"years":[2002]}],"last_known_institutions":null,"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","count":5,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","count":3,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":3,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":3,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","count":3,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","value":2.79e-05,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","value":1.9e-05,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","value":1.17e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":1.06e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":1.01e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","score":0.7788265943527222},{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.7625117897987366},{"id":"123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","score":0.6351789236068726},{"id":"9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","score":0.5933695435523987},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.5768616199493408}],"counts_by_year":[{"year":1996,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":1998,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":1999,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2000,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2002,"works_count":4,"oa_works_count":0,"cited_by_count":0},{"year":2003,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2016,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2018,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2020,"works_count":0,"oa_works_count":0,"cited_by_count":1}],"display_name_alternatives":["K. Aoyama"],"block_key":"k aoyama","works_api_url":"https://api.openalex.org/works?filter=author.id:A5020249140","updated_date":"2026-10-31T12:29:50","created_date":"2016-06-24T00:00:00"}