{"id":"https://openalex.org/A5017359237","orcid":null,"observed_orcids":[],"display_name":"J. R. Jackson","raw_author_names":["J. R. Jackson","Jonathan R. Jackson"],"full_name":"Jonathan R. Jackson","works_count":3,"cited_by_count":70,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":2,"i10_index":1},"ids":{"openalex":"https://openalex.org/A5017359237","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I1341412227","ror":"https://ror.org/05hh8d621","display_name":"IBM (United States)","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},"years":[2015,2002]},{"institution":{"id":"https://openalex.org/I4210156936","ror":"https://ror.org/05gjbbg60","display_name":"IBM Research - Austin","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]},"years":[2015,2011,2002]}],"last_known_institutions":[{"id":"https://openalex.org/I1341412227","ror":"https://ror.org/05hh8d621","display_name":"IBM (United States)","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210156936","ror":"https://ror.org/05gjbbg60","display_name":"IBM Research - Austin","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":3,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":1,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","count":1,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","count":1,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","value":1.04e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":9.7e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":5e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","value":4.5e-06,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","value":3.9e-06,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.7832767963409424},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.49519863724708557},{"id":"111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","score":0.32295501232147217},{"id":"111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","score":0.27541589736938477},{"id":"199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","score":0.19114834070205688}],"counts_by_year":[{"year":2002,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2011,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2012,"works_count":0,"oa_works_count":0,"cited_by_count":7},{"year":2013,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2014,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2015,"works_count":1,"oa_works_count":0,"cited_by_count":6},{"year":2017,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2018,"works_count":0,"oa_works_count":0,"cited_by_count":3},{"year":2019,"works_count":0,"oa_works_count":0,"cited_by_count":6},{"year":2020,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2022,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2026,"works_count":0,"oa_works_count":0,"cited_by_count":1}],"display_name_alternatives":["J. R. Jackson","Jonathan R. Jackson"],"block_key":"j jackson","works_api_url":"https://api.openalex.org/works?filter=author.id:A5017359237","updated_date":"2026-11-07T12:08:38","created_date":"2016-06-24T00:00:00"}