{"id":"https://openalex.org/A5014065415","orcid":null,"observed_orcids":[],"display_name":"P.V.R. Raja","raw_author_names":["P. Raja","P.V. Raja","P.V.R. Raja","Paruvachi V. R. Raja","Paruvachi VR Raja"],"full_name":"Paruvachi V. R. Raja","works_count":7,"cited_by_count":4,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":1,"i10_index":0},"ids":{"openalex":"https://openalex.org/A5014065415","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I177721651","ror":"https://ror.org/01ythxj32","display_name":"Oakland University","country_code":"US","type":"education","lineage":["https://openalex.org/I177721651"]},"years":[2005,2002,1991]}],"last_known_institutions":null,"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":4,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","count":3,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":3,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":2,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","count":2,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":2.04e-05,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","value":1.61e-05,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":1e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":9.6e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","value":8.5e-06,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8873924016952515},{"id":"173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","score":0.7033791542053223},{"id":"9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","score":0.5503137707710266},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.4589065611362457},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.43051111698150635}],"counts_by_year":[{"year":1988,"works_count":1,"oa_works_count":1,"cited_by_count":0},{"year":1991,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2002,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2005,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2012,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2020,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2023,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2026,"works_count":0,"oa_works_count":0,"cited_by_count":1}],"display_name_alternatives":["P. Raja","P.V. Raja","P.V.R. Raja","Paruvachi V. R. Raja","Paruvachi VR Raja"],"block_key":"p raja","works_api_url":"https://api.openalex.org/works?filter=author.id:A5014065415","awards_count":0,"awards_api_url":"https://api.openalex.org/awards?filter=investigators.author.id:A5014065415","updated_date":"2026-11-10T14:30:39","created_date":"2016-06-24T00:00:00"}